Size: 2993
Comment:
|
← Revision 147 as of 2020-02-02 17:49:07 ⇥
Size: 3051
Comment:
|
Deletions are marked like this. | Additions are marked like this. |
Line 1: | Line 1: |
* AbsorptionLaw | |
Line 23: | Line 24: |
* ["Decidable"] and SemiDecidable | * [[Decidable]] and SemiDecidable |
Line 26: | Line 27: |
* ["Dichotomy"] | * [[Dichotomy]] |
Line 56: | Line 57: |
* ["Interpolant"] | * [[Interpolant]] |
Line 60: | Line 61: |
* LogicalImplication ([[latex2( * LogicalMemory (START EDITING HERE) |
* LogicalImplication ( * LogicalMemory |
Line 63: | Line 64: |
* ["Latency"] | * IpSec * [[Latency]] * [[Lattice]] |
Line 71: | Line 74: |
* ["Model"] of a logic formula | * [[Model]] of a logic formula |
Line 76: | Line 79: |
* OnesComplement | |
Line 80: | Line 84: |
* ["Performance"] | * [[Performance]] |
Line 87: | Line 91: |
* ["Proposition"] or PropositionalLogic * ["Processor"] or CPU |
* [[Proposition]] or PropositionalLogic * [[Processor]] or CPU |
Line 92: | Line 96: |
* ["Register"] (MIPS register) | * [[Register]] (MIPS register) |
Line 98: | Line 102: |
* ["Satisfiable"] | * [[Satisfiable]] |
Line 101: | Line 105: |
* SemiDecidable and ["Decidable"] | * SemiDecidable and [[Decidable]] |
Line 106: | Line 110: |
* SmallComputerSystemsInterface (SCSI) | |
Line 108: | Line 113: |
* ["Steganography"] | * [[Steganography]] |
Line 110: | Line 115: |
* ["Tautology"] * ["taxonomy"] |
* [[Tautology]] * [[taxonomy]] |
Line 117: | Line 122: |
* TruthFunction (notation for [[latex2($\vdash$)]]) | * TruthFunction (notation for $$\vdash$$) |
Line 119: | Line 124: |
* ["Undecidable"] | * [[Undecidable]] |
Line 121: | Line 126: |
* ["Valid"] Logic Formula | * [[https://uptime.is/|Uptime]] * [[Valid]] Logic Formula |
AutonomousSystem (AS)
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CyclesPerInstruction (CPI)
FileSystem (Free BSD)
FloatingPointRepresentation (IEEE 754)
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (
and ) MaximumTransmissionUnit (MTU)
Model of a logic formula
OsiModel (7 layer OSI network Model)
Processor or CPU
Register (MIPS register)
TruthFunction (notation for
) Valid Logic Formula