|
Size: 2145
Comment:
|
Size: 2551
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 1: | Line 1: |
| * AddressingModes | |
| Line 9: | Line 10: |
| * BoothsAlgorithm * CaChe * CacheBlock * CacheLine |
|
| Line 12: | Line 17: |
| * CriticalSection | |
| Line 13: | Line 19: |
| * DataPath | |
| Line 14: | Line 21: |
| * DelayBandwidthProduct * DelayedBranch |
|
| Line 16: | Line 25: |
| * DelayBandwidthProduct | |
| Line 20: | Line 28: |
| * ExpectedValue | |
| Line 24: | Line 33: |
| * FloatingPointRepresentation (IEEE 754) | |
| Line 40: | Line 50: |
| * LogicalMemory | |
| Line 43: | Line 54: |
| * LinkerSteps | |
| Line 45: | Line 57: |
| * MemoryHierarchy * MemoryStallClockCycles |
|
| Line 48: | Line 62: |
| * ObjectFile | |
| Line 50: | Line 65: |
| * PageTable | |
| Line 51: | Line 67: |
| * PipeLine | |
| Line 56: | Line 73: |
| * RaceCondition | |
| Line 70: | Line 88: |
| * SuperScalar | |
| Line 79: | Line 98: |
| * VirtualMemory |
AutonomousSystem (AS)
- ["Bijection"]
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CyclesPerInstruction (CPI)
["Decidable"] and SemiDecidable
- ["Dichotomy"]
FloatingPointRepresentation (IEEE 754)
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (|= symbol and also
- ["Latency"]
MaximumTransmissionUnit (MTU)
- ["Model"] of a logic formula
OsiModel (7 layer OSI network Model)
- ["Performance"]
["Proposition"] or PropositionalLogic
- ["Processor"] or CPU
- ["Register"] (MIPS register)
- ["Satisfiable"]
SemiDecidable and ["Decidable"]
- ["Tautology"]
- ["taxonomy"]
- ["Undecidable"]
- ["Valid"] Logic Formula