|
Size: 2046
Comment:
|
Size: 2621
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 1: | Line 1: |
| * AddressingModes | |
| Line 9: | Line 10: |
| * BoothsAlgorithm * CaChe * CacheBlock * CacheLine |
|
| Line 12: | Line 17: |
| * CriticalSection * CyclesPerInstruction (CPI) * DataPath |
|
| Line 13: | Line 21: |
| * DelayBandwidthProduct * DelayedBranch |
|
| Line 15: | Line 25: |
| * DelayBandwidthProduct | |
| Line 19: | Line 28: |
| * ExpectedValue | |
| Line 23: | Line 33: |
| * FloatingPointRepresentation (IEEE 754) | |
| Line 30: | Line 41: |
| * HardwareDesignPrinciples | |
| Line 31: | Line 43: |
| * InformationRetrievalSystem | |
| Line 37: | Line 50: |
| * InvertedFile * PostingFile |
|
| Line 38: | Line 53: |
| * LogicalMemory | |
| Line 41: | Line 57: |
| * LinkerSteps | |
| Line 43: | Line 60: |
| * MemoryHierarchy * MemoryStallClockCycles |
|
| Line 46: | Line 65: |
| * ObjectFile | |
| Line 48: | Line 68: |
| * PageTable | |
| Line 49: | Line 70: |
| * PipeLine | |
| Line 54: | Line 76: |
| * RaceCondition | |
| Line 55: | Line 78: |
| * ["Register"] (MIPS register) | |
| Line 67: | Line 91: |
| * SuperScalar | |
| Line 76: | Line 101: |
| * VirtualMemory |
AutonomousSystem (AS)
- ["Bijection"]
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CyclesPerInstruction (CPI)
["Decidable"] and SemiDecidable
- ["Dichotomy"]
FloatingPointRepresentation (IEEE 754)
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (|= symbol and also
- ["Latency"]
MaximumTransmissionUnit (MTU)
- ["Model"] of a logic formula
OsiModel (7 layer OSI network Model)
- ["Performance"]
["Proposition"] or PropositionalLogic
- ["Processor"] or CPU
- ["Register"] (MIPS register)
- ["Satisfiable"]
SemiDecidable and ["Decidable"]
- ["Tautology"]
- ["taxonomy"]
- ["Undecidable"]
- ["Valid"] Logic Formula