|
Size: 1852
Comment:
|
Size: 2722
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 1: | Line 1: |
| * AddressingModes * AmdahlsLaw |
|
| Line 4: | Line 6: |
| * AverageNo | * AverageNormalizedExecutionTime |
| Line 8: | Line 10: |
| * BoothsAlgorithm * CaChe * CacheBlock * CacheCoherenceProtocols * CacheLine |
|
| Line 11: | Line 18: |
| * CriticalSection * CyclesPerInstruction (CPI) * DataPath |
|
| Line 12: | Line 22: |
| * DelayBandwidthProduct * DelayedBranch |
|
| Line 14: | Line 26: |
| * DelayBandwidthProduct | |
| Line 17: | Line 28: |
| * DynamicSetOperations | |
| Line 18: | Line 30: |
| * ExpectedValue * FileSystem (Free BSD) |
|
| Line 20: | Line 34: |
| * FiveClassicPartsOfaComputer | |
| Line 21: | Line 36: |
| * FloatingPointRepresentation (IEEE 754) | |
| Line 22: | Line 38: |
| * FrameBuffer | |
| Line 23: | Line 40: |
| * GeometricMean | |
| Line 25: | Line 43: |
| * HammingCode * HardwareDesignPrinciples |
|
| Line 26: | Line 46: |
| * InformationRetrieval | |
| Line 31: | Line 52: |
| * InstructionSetArchitecture (ISA) * InvertedFile |
|
| Line 32: | Line 55: |
| * LogicalMemory | |
| Line 35: | Line 59: |
| * LinkerSteps | |
| Line 37: | Line 62: |
| * MemoryHierarchy * MemoryStallClockCycles |
|
| Line 40: | Line 67: |
| * ObjectFile | |
| Line 42: | Line 70: |
| * PageTable | |
| Line 43: | Line 72: |
| * PipeLine * PostingsFile |
|
| Line 46: | Line 77: |
| * ["Processor"] or CPU | |
| Line 47: | Line 79: |
| * RaceCondition | |
| Line 48: | Line 81: |
| * ["Register"] (MIPS register) | |
| Line 60: | Line 94: |
| * SuperScalar | |
| Line 61: | Line 96: |
| * ["taxonomy"] | |
| Line 65: | Line 101: |
| * ["taxonomy"] | * TreeStructures |
| Line 69: | Line 105: |
| * VirtualMemory |
AutonomousSystem (AS)
- ["Bijection"]
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CyclesPerInstruction (CPI)
["Decidable"] and SemiDecidable
- ["Dichotomy"]
FileSystem (Free BSD)
FloatingPointRepresentation (IEEE 754)
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (|= symbol and also
- ["Latency"]
MaximumTransmissionUnit (MTU)
- ["Model"] of a logic formula
OsiModel (7 layer OSI network Model)
- ["Performance"]
["Proposition"] or PropositionalLogic
- ["Processor"] or CPU
- ["Register"] (MIPS register)
- ["Satisfiable"]
SemiDecidable and ["Decidable"]
- ["Tautology"]
- ["taxonomy"]
- ["Undecidable"]
- ["Valid"] Logic Formula