Diff for "ComputerTerms"

Differences between revisions 70 and 102 (spanning 32 versions)

AddressingModes
AmdahlsLaw
AreaBorderRouter
AffineMotion
AutonomousSystem (AS)
AverageNormalizedExecutionTime
["Bijection"]
BooleanAlgebra
BooleanTerm
BoothsAlgorithm
CaChe
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CpuTime
CyclesPerInstruction (CPI)
DataPath
["Decidable"] and SemiDecidable
DelayBandwidthProduct
DelayedBranch
["Dichotomy"]
DijkstrasAlgorithm
DisjunctiveSyllogism
DistanceVector
ExecutionTime
FirstOrderPredicateLogic
FirstOrderPredicateLogicQuatifiers
FiveClassicPartsOfaComputer
FixedPoint
FloatingPointRepresentation (IEEE 754)
ForwardingVsRouting
FrameBuffer
FreeBooleanAlgebra
GeometricMean
GroundClause
GroundBooleanTerm
HammingCode
HardwareDesignPrinciples
HypotheticalSylogism
InteriorGatewayRoutingProtocol (IGRP)
InterNet
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
InternetWork
InstructionSetArchitecture (ISA)
LogicalImplication (|= symbol and also
LogicalMemory
IpCheckSum
["Latency"]
LinearlyDecomposableDomains
LinkerSteps
LinkState
MaximumTransmissionUnit (MTU)
MemoryStallClockCycles
["Model"] of a logic formula
ModusPonens
MonotoneBooleanTerm
ObjectFile
OpenShortestPathFirst OSPF
OsiModel (7 layer OSI network Model)
PageTable
["Performance"]
PipeLine
PredicateSymbols
PowerSet
["Proposition"] or PropositionalLogic
["Processor"] or CPU
QueuingTheory
RecursivelyEnumerableSets
["Register"] (MIPS register)
RelationallyComplete
ResponseTime
RoutingArea
RoutingInformationProtocol (RIP)
RoutingPathologies
["Satisfiable"]
SemanticsSyntaxSortsInLogic
SemiDecidable and ["Decidable"]
SequenceNumber
SlidingWindowProtocol
SpatialExtent
SpeedUp
SuperScalar
["Tautology"]
TcpFastRetransmit
TcpFastRecovery
ThroughPut
TransmissionControlProtocol (TCP)
["taxonomy"]
UnaryConstraintDomain
["Undecidable"]
["Valid"] Logic Formula
VirtualMemory
WallClockTime

-  ⇤ ← Revision 70 as of 2004-01-25 16:02:09 → 
  Size: 1808
  Editor: yakko
  Comment:
+   ← Revision 102 as of 2004-03-15 02:50:28 → ⇥
  Size: 2434
  Editor: dot
  Comment:
-Deletions are marked like this.
+Additions are marked like this.
 Line 1:
+   * AddressingModes
   * AmdahlsLaw
-Line 4:
+Line 6:
+   * AverageNormalizedExecutionTime
-Line 7:
+Line 10:
+   * BoothsAlgorithm
   * CaChe
-Line 9:
+Line 14:
+   * CpuTime
   * CyclesPerInstruction (CPI)
   * DataPath
-Line 10:
+Line 18:
+   * DelayBandwidthProduct
   * DelayedBranch
-Line 12:
+Line 22:
-   * DelayBandwidthProduct
-Line 18:
+Line 27:
+   * FiveClassicPartsOfaComputer
-Line 19:
+Line 29:
+   * FloatingPointRepresentation (IEEE 754)
-Line 20:
+Line 31:
+   * FrameBuffer
-Line 21:
+Line 33:
+   * GeometricMean
-Line 23:
+Line 36:
+   * HammingCode
   * HardwareDesignPrinciples
-Line 29:
+Line 44:
+   * InstructionSetArchitecture (ISA)
-Line 30:
+Line 46:
+   * LogicalMemory
-Line 31:
+Line 48:
+   * ["Latency"]
-Line 32:
+Line 50:
+   * LinkerSteps
-Line 34:
+Line 53:
+   * MemoryStallClockCycles
-Line 36:
+Line 56:
-   * MultiProtocolLabelSwitching (MPLS)
-Line 38:
+Line 57:
+   * ObjectFile
-Line 40:
+Line 60:
+   * PageTable
-Line 41:
+Line 62:
+   * PipeLine
-Line 44:
+Line 66:
+   * ["Processor"] or CPU
-Line 46:
+Line 69:
+   * ["Register"] (MIPS register)
-Line 58:
+Line 82:
+   * SuperScalar
-Line 61:
+Line 86:
+   * ThroughPut
-Line 66:
+Line 92:
+   * VirtualMemory
   * WallClockTime