Differences between revisions 65 and 135 (spanning 70 versions)
Revision 65 as of 2004-01-14 23:15:40
Size: 1735
Editor: dot
Comment:
Revision 135 as of 2008-10-24 02:26:00
Size: 3253
Editor: 209-142-131-35
Comment:
Deletions are marked like this. Additions are marked like this.
Line 1: Line 1:
   * AddressingModes
   * AmdahlsLaw
Line 4: Line 6:
   * AverageNormalizedExecutionTime
Line 7: Line 10:
   * BoothsAlgorithm
   * CaChe
   * CacheBlock
   * CacheCoherenceProtocols
   * CacheLine
Line 9: Line 17:
   * CpuTime
   * CriticalSection
   * [[Cryptography|Cryptography]]
   * CutFreeProof
   * CyclesPerInstruction (CPI)
   * DataPath
Line 10: Line 24:
   * DelayBandwidthProduct
   * DelayedBranch
Line 12: Line 28:
   * DelayBandwidthProduct
Line 15: Line 30:
   * DynamicSetOperations
   * ExecutionTime
   * ExpectedValue
   * FileSystem (Free BSD)
Line 17: Line 36:
   * FirstOrderTheory
   * FiveClassicPartsOfaComputer
Line 18: Line 39:
   * FloatingPointRepresentation (IEEE 754)
Line 19: Line 41:
   * FrameBuffer
Line 20: Line 43:
   * GeometricMean
   * GraphTheoryPage
Line 22: Line 47:
   * HammingCode
   * HardwareDesignPrinciples
Line 23: Line 50:
   * InformationRetrieval
Line 28: Line 56:
   * LogicalImplication (|= symbol and also |-)    * ["Interpolant"]
   * InstructionSetArchitecture (ISA)
   * InterfaceMessagingProcessor (IMP)
   * InvertedFile
   * LogicalImplication ([[latex2($$\models$$)]] and [[latex2($$\vdash$$)]])
   * LogicalMemory (START EDITING HERE)
Line 30: Line 63:
   * ["Latency"]
   * LeastFixedPoint
Line 31: Line 66:
   * LinkerSteps
Line 33: Line 69:
   * MemoryHierarchy
   * MemoryStallClockCycles
Line 35: Line 73:
   * MultiProtocolLabelSwitching (MPLS)
Line 37: Line 74:
   * NetworkDelay
   * ObjectFile
Line 39: Line 78:
   * PageTable
   * PartialOrder
Line 40: Line 81:
   * PipeLine
   * PoSet (PartiallyOrderedSet)
   * PostingsFile
Line 41: Line 85:
   * PresburgerArithmetic
Line 43: Line 88:
   * ["Processor"] or CPU
   * QueuingTheory
   * RaceCondition
Line 44: Line 92:
   * ["Register"] (MIPS register)
Line 45: Line 94:
   * ResponseTime
Line 50: Line 100:
   * SemiAlgebraicSets
Line 51: Line 102:
   * SemiDefinite
   * SemiLinearSets
Line 54: Line 107:
   * SpeedUp
   * ["Steganography"]
   * SuperScalar
Line 55: Line 111:
   * ["taxonomy"]
Line 57: Line 114:
   * ThroughPut
Line 58: Line 116:
   * ["taxonomy"]    * TreeStructures
   * TruthFunction (notation for [[latex2($\vdash$)]])
Line 61: Line 120:
   * UninterpretedFunctions
Line 62: Line 122:
   * VirtualMemory
   * WallClockTime

ComputerTerms (last edited 2020-02-02 17:49:07 by scot)