Diff for "ComputerTerms"

Differences between revisions 62 and 91 (spanning 29 versions)

AddressingModes
AmdahlsLaw
AreaBorderRouter
AffineMotion
AutonomousSystem (AS)
AverageNormalizedExecutionTime
["Bijection"]
BooleanAlgebra
BooleanTerm
BoothsAlgorithm
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CpuTime
CyclesPerInstruction (CPI)
["Decidable"] and SemiDecidable
["Dichotomy"]
DijkstrasAlgorithm
DelayBandwidthProduct
DisjunctiveSyllogism
DistanceVector
ExecutionTime
FirstOrderPredicateLogic
FirstOrderPredicateLogicQuatifiers
FiveClassicPartsOfaComputer
FixedPoint
FloatingPointRepresentation (IEEE 754)
ForwardingVsRouting
FrameBuffer
FreeBooleanAlgebra
GeometricMean
GroundClause
GroundBooleanTerm
HammingCode
HardwareDesignPrinciples
HypotheticalSylogism
InteriorGatewayRoutingProtocol (IGRP)
InterNet
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
InternetWork
InstructionSetArchitecture (ISA)
LogicalImplication (|= symbol and also
IpCheckSum
["Latency"]
LinearlyDecomposableDomains
LinkerSteps
LinkState
MaximumTransmissionUnit (MTU)
["Model"] of a logic formula
ModusPonens
MonotoneBooleanTerm
ObjectFile
OpenShortestPathFirst OSPF
OsiModel (7 layer OSI network Model)
["Performance"]
PredicateSymbols
PowerSet
["Proposition"] or PropositionalLogic
["Processor"] or CPU
QueuingTheory
RecursivelyEnumerableSets
["Register"] (MIPS register)
RelationallyComplete
ResponseTime
RoutingArea
RoutingInformationProtocol (RIP)
RoutingPathologies
["Satisfiable"]
SemanticsSyntaxSortsInLogic
SemiDecidable and ["Decidable"]
SequenceNumber
SlidingWindowProtocol
SpatialExtent
SpeedUp
["Tautology"]
TcpFastRetransmit
TcpFastRecovery
ThroughPut
TransmissionControlProtocol (TCP)
["taxonomy"]
UnaryConstraintDomain
["Undecidable"]
["Valid"] Logic Formula
WallClockTime

-  ⇤ ← Revision 62 as of 2003-11-19 00:59:13 → 
  Size: 1640
  Editor: yakko
  Comment:
+   ← Revision 91 as of 2004-02-19 23:59:22 → ⇥
  Size: 2269
  Editor: yakko
  Comment:
-Deletions are marked like this.
+Additions are marked like this.
 Line 1:
+   * AddressingModes
   * AmdahlsLaw
-Line 4:
+Line 6:
-   * ["Bijections"]
+   * AverageNormalizedExecutionTime
   * ["Bijection"]
-Line 7:
+Line 10:
+   * BoothsAlgorithm
-Line 9:
+Line 13:
+   * CpuTime
   * CyclesPerInstruction (CPI)
-Line 12:
+Line 18:
+   * DelayBandwidthProduct
-Line 14:
+Line 21:
+   * ExecutionTime
-Line 16:
+Line 24:
+   * FiveClassicPartsOfaComputer
-Line 17:
+Line 26:
+   * FloatingPointRepresentation (IEEE 754)
-Line 18:
+Line 28:
+   * FrameBuffer
-Line 19:
+Line 30:
+   * GeometricMean
-Line 21:
+Line 33:
+   * HammingCode
   * HardwareDesignPrinciples
-Line 27:
+Line 41:
+   * InstructionSetArchitecture (ISA)
-Line 29:
+Line 44:
+   * ["Latency"]
-Line 30:
+Line 46:
+   * LinkerSteps
-Line 34:
+Line 51:
-   * MultiProtocolLabelSwitching (MPLS)
-Line 36:
+Line 52:
+   * ObjectFile
-Line 38:
+Line 55:
+   * ["Performance"]
-Line 41:
+Line 59:
+   * ["Processor"] or CPU
   * QueuingTheory
-Line 42:
+Line 62:
+   * ["Register"] (MIPS register)
-Line 43:
+Line 64:
+   * ResponseTime
-Line 52:
+Line 74:
+   * SpeedUp
-Line 53:
+Line 76:
+   * TcpFastRetransmit
   * TcpFastRecovery
   * ThroughPut
-Line 58:
+Line 84:
+   * WallClockTime