|
Size: 1599
Comment:
|
Size: 2224
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 1: | Line 1: |
| * AddressingModes * AmdahlsLaw |
|
| Line 4: | Line 6: |
| * AverageNormalizedExecutionTime * ["Bijection"] |
|
| Line 6: | Line 10: |
| * BoothsAlgorithm | |
| Line 8: | Line 13: |
| * CpuTime * CyclesPerInstruction (CPI) |
|
| Line 11: | Line 18: |
| * DelayBandwidthProduct | |
| Line 13: | Line 21: |
| * ExecutionTime | |
| Line 15: | Line 24: |
| * FiveClassicPartsOfaComputer | |
| Line 17: | Line 27: |
| * FrameBuffer | |
| Line 18: | Line 29: |
| * GeometricMean | |
| Line 20: | Line 32: |
| * HammingCode * HardwareDesignPrinciples |
|
| Line 26: | Line 40: |
| * InstructionSetArchitecture (ISA) | |
| Line 28: | Line 43: |
| * ["Latency"] | |
| Line 29: | Line 45: |
| * LinkerSteps | |
| Line 33: | Line 50: |
| * MultiProtocolLabelSwitching (MPLS) | |
| Line 35: | Line 51: |
| * ObjectFile | |
| Line 37: | Line 54: |
| * ["Performance"] | |
| Line 40: | Line 58: |
| * ["Processor"] or CPU * QueuingTheory |
|
| Line 41: | Line 61: |
| * ["Register"] (MIPS register) | |
| Line 42: | Line 63: |
| * ResponseTime | |
| Line 50: | Line 72: |
| * SpatialExtent * SpeedUp |
|
| Line 51: | Line 75: |
| * TcpFastRetransmit * TcpFastRecovery * ThroughPut |
|
| Line 56: | Line 83: |
| * WallClockTime |
AutonomousSystem (AS)
- ["Bijection"]
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CyclesPerInstruction (CPI)
["Decidable"] and SemiDecidable
- ["Dichotomy"]
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (|= symbol and also
- ["Latency"]
MaximumTransmissionUnit (MTU)
- ["Model"] of a logic formula
OsiModel (7 layer OSI network Model)
- ["Performance"]
["Proposition"] or PropositionalLogic
- ["Processor"] or CPU
- ["Register"] (MIPS register)
- ["Satisfiable"]
SemiDecidable and ["Decidable"]
- ["Tautology"]
- ["taxonomy"]
- ["Undecidable"]
- ["Valid"] Logic Formula