Diff for "ComputerTerms"

Differences between revisions 55 and 99 (spanning 44 versions)

AddressingModes
AmdahlsLaw
AreaBorderRouter
AffineMotion
AutonomousSystem (AS)
AverageNormalizedExecutionTime
["Bijection"]
BooleanAlgebra
BooleanTerm
BoothsAlgorithm
["Cache"]
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CpuTime
CyclesPerInstruction (CPI)
DataPath
["Decidable"] and SemiDecidable
DelayBandwidthProduct
DelayedBranch
["Dichotomy"]
DijkstrasAlgorithm
DisjunctiveSyllogism
DistanceVector
ExecutionTime
FirstOrderPredicateLogic
FirstOrderPredicateLogicQuatifiers
FiveClassicPartsOfaComputer
FixedPoint
FloatingPointRepresentation (IEEE 754)
ForwardingVsRouting
FrameBuffer
FreeBooleanAlgebra
GeometricMean
GroundClause
GroundBooleanTerm
HammingCode
HardwareDesignPrinciples
HypotheticalSylogism
InteriorGatewayRoutingProtocol (IGRP)
InterNet
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
InternetWork
InstructionSetArchitecture (ISA)
LogicalImplication (|= symbol and also
LogicalMemory
IpCheckSum
["Latency"]
LinearlyDecomposableDomains
LinkerSteps
LinkState
MaximumTransmissionUnit (MTU)
["Model"] of a logic formula
ModusPonens
MonotoneBooleanTerm
ObjectFile
OpenShortestPathFirst OSPF
OsiModel (7 layer OSI network Model)
PageTable
["Performance"]
PipeLine
PredicateSymbols
PowerSet
["Proposition"] or PropositionalLogic
["Processor"] or CPU
QueuingTheory
RecursivelyEnumerableSets
["Register"] (MIPS register)
RelationallyComplete
ResponseTime
RoutingArea
RoutingInformationProtocol (RIP)
RoutingPathologies
["Satisfiable"]
SemanticsSyntaxSortsInLogic
SemiDecidable and ["Decidable"]
SequenceNumber
SlidingWindowProtocol
SpatialExtent
SpeedUp
SuperScalar
["Tautology"]
TcpFastRetransmit
TcpFastRecovery
ThroughPut
TransmissionControlProtocol (TCP)
["taxonomy"]
UnaryConstraintDomain
["Undecidable"]
["Valid"] Logic Formula
VirtualMemory
WallClockTime

-  ⇤ ← Revision 55 as of 2003-11-02 22:07:01 → 
  Size: 1485
  Editor: yakko
  Comment:
+   ← Revision 99 as of 2004-03-09 22:43:43 → ⇥
  Size: 2409
  Editor: yakko
  Comment:
-Deletions are marked like this.
+Additions are marked like this.
 Line 1:
+   * AddressingModes
   * AmdahlsLaw
-Line 4:
+Line 6:
+   * AverageNormalizedExecutionTime
   * ["Bijection"]
   * BooleanAlgebra
   * BooleanTerm
   * BoothsAlgorithm
   * ["Cache"]
-Line 6:
+Line 14:
+   * CpuTime
   * CyclesPerInstruction (CPI)
   * DataPath
-Line 7:
+Line 18:
+   * DelayBandwidthProduct
   * DelayedBranch
-Line 11:
+Line 24:
+   * ExecutionTime
-Line 13:
+Line 27:
+   * FiveClassicPartsOfaComputer
-Line 14:
+Line 29:
+   * FloatingPointRepresentation (IEEE 754)
-Line 15:
+Line 31:
+   * FrameBuffer
   * FreeBooleanAlgebra
   * GeometricMean
-Line 16:
+Line 35:
+   * GroundBooleanTerm
   * HammingCode
   * HardwareDesignPrinciples
-Line 22:
+Line 44:
+   * InstructionSetArchitecture (ISA)
-Line 23:
+Line 46:
+   * LogicalMemory
-Line 24:
+Line 48:
+   * ["Latency"]
-Line 25:
+Line 50:
+   * LinkerSteps
-Line 29:
+Line 55:
-   * MultiProtocolLabelSwitching (MPLS)
+   * MonotoneBooleanTerm
   * ObjectFile
-Line 32:
+Line 59:
+   * PageTable
   * ["Performance"]
   * PipeLine
-Line 35:
+Line 65:
+   * ["Processor"] or CPU
   * QueuingTheory
-Line 36:
+Line 68:
+   * ["Register"] (MIPS register)
-Line 37:
+Line 70:
+   * ResponseTime
-Line 45:
+Line 79:
+   * SpatialExtent
   * SpeedUp
   * SuperScalar
-Line 46:
+Line 83:
+   * TcpFastRetransmit
   * TcpFastRecovery
   * ThroughPut
-Line 51:
+Line 91:
+   * VirtualMemory
   * WallClockTime