1225
Comment:
|
2046
|
Deletions are marked like this. | Additions are marked like this. |
Line 1: | Line 1: |
* AmdahlsLaw | |
Line 4: | Line 5: |
* AverageNormalizedExecutionTime * ["Bijection"] * BooleanAlgebra * BooleanTerm |
|
Line 6: | Line 11: |
* CpuTime * ["Decidable"] and SemiDecidable |
|
Line 8: | Line 15: |
* DelayBandwidthProduct | |
Line 10: | Line 18: |
* ExecutionTime | |
Line 12: | Line 21: |
* FiveClassicPartsOfaComputer * FixedPoint |
|
Line 13: | Line 24: |
* FrameBuffer * FreeBooleanAlgebra * GeometricMean * GroundClause * GroundBooleanTerm * HammingCode |
|
Line 19: | Line 36: |
* InstructionSetArchitecture (ISA) | |
Line 21: | Line 39: |
* ["Latency"] | |
Line 26: | Line 45: |
* MultiProtocolLabelSwitching (MPLS) | * MonotoneBooleanTerm |
Line 29: | Line 48: |
* ["Performance"] | |
Line 32: | Line 52: |
* ["Processor"] or CPU * QueuingTheory * RecursivelyEnumerableSets * RelationallyComplete * ResponseTime |
|
Line 37: | Line 62: |
* SemiDecidable and ["Decidable"] * SequenceNumber * SlidingWindowProtocol * SpatialExtent * SpeedUp |
|
Line 38: | Line 68: |
* TcpFastRetransmit * TcpFastRecovery * ThroughPut * TransmissionControlProtocol (TCP) |
|
Line 42: | Line 76: |
* WallClockTime |
AutonomousSystem (AS)
- ["Bijection"]
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
["Decidable"] and SemiDecidable
- ["Dichotomy"]
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (|= symbol and also
- ["Latency"]
MaximumTransmissionUnit (MTU)
- ["Model"] of a logic formula
OsiModel (7 layer OSI network Model)
- ["Performance"]
["Proposition"] or PropositionalLogic
- ["Processor"] or CPU
- ["Satisfiable"]
SemiDecidable and ["Decidable"]
- ["Tautology"]
- ["taxonomy"]
- ["Undecidable"]
- ["Valid"] Logic Formula