|
Size: 2993
Comment:
|
Size: 2992
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 23: | Line 23: |
| * ["Decidable"] and SemiDecidable | * [[Decidable]] and SemiDecidable |
| Line 26: | Line 26: |
| * ["Dichotomy"] | * [[Dichotomy]] |
| Line 56: | Line 56: |
| * ["Interpolant"] | * [[Interpolant]] |
| Line 63: | Line 63: |
| * ["Latency"] | * [[Latency]] |
| Line 71: | Line 71: |
| * ["Model"] of a logic formula | * [[Model]] of a logic formula |
| Line 80: | Line 80: |
| * ["Performance"] | * [[Performance]] |
| Line 87: | Line 87: |
| * ["Proposition"] or PropositionalLogic * ["Processor"] or CPU |
* [[Proposition]] or PropositionalLogic * [[Processor]] or CPU |
| Line 92: | Line 92: |
| * ["Register"] (MIPS register) | * [[Register]] (MIPS register) |
| Line 98: | Line 98: |
| * ["Satisfiable"] | * [[Satisfiable]] |
| Line 101: | Line 101: |
| * SemiDecidable and ["Decidable"] | * SemiDecidable and [[Decidable]] |
| Line 108: | Line 108: |
| * ["Steganography"] | * [[Steganography]] |
| Line 110: | Line 110: |
| * ["Tautology"] * ["taxonomy"] |
* [[Tautology]] * [[taxonomy]] |
| Line 117: | Line 117: |
| * TruthFunction (notation for [[latex2($\vdash$)]]) | * TruthFunction (notation for <<latex($\vdash$)>>) |
| Line 119: | Line 119: |
| * ["Undecidable"] | * [[Undecidable]] |
| Line 121: | Line 121: |
| * ["Valid"] Logic Formula | * [[Valid]] Logic Formula |
AutonomousSystem (AS)
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CyclesPerInstruction (CPI)
FileSystem (Free BSD)
FloatingPointRepresentation (IEEE 754)
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (latex2($$\models$$) and latex2($$\vdash$$))
LogicalMemory (START EDITING HERE)
MaximumTransmissionUnit (MTU)
Model of a logic formula
OsiModel (7 layer OSI network Model)
Processor or CPU
Register (MIPS register)
TruthFunction (notation for <<latex($\vdash$)>>)
Valid Logic Formula